

Zinnia



A (questionable) experiment in DSL design and parallel algorithms for signal processing

Yusuf Bham
Arjun Vedantham

Outline

Background

Language Design


Evaluation and Future Plans

Digital Signal Processing (DSP)

- In the past: discrete hardware components
- Nowadays: Process digital samples in software
- Example: Software defined radio




RTL-SDR




SDR Pipeline

Digital signal processing is great for flexibility and retargetability!



DSP Programming Approaches

- Generates long, hard to read Python scripts
- CPU-bound!




Existing approach







Issues

- CPU bound
- Python output stunts parallelism



A New Approach?

- Hardware acceleration?
 - FPGAs
- Domain specific language?
 - Better parallelization?
 - Functional paradigm
 - Compose filters



Ziria

- Similar premise
- Targeted CPUs instead of FPGAs
- Aimed at wireless systems programming

Ziria: A DSL for wireless systems programming

Gordon Stewart
Princeton University
jsseven@cs.princeton.edu

Mahanth Gowda
UIUC
gowda2@illinois.edu

Geoffrey Mainland
Drexel University
mainland@cs.drexel.edu

Božidar Radunović
MSR Cambridge
bozidar@microsoft.com

Dimitrios Vytiniotis
MSR Cambridge
dimitris@microsoft.com

Cristina Luengo Agulló
Universitat Politècnica de Catalunya
cristinaluengoagullo@gmail.com

A New Approach?

Existing Approach



What about...?



Calyx?

```
import "primitives/core.futil";
import "primitives/memories/comb.futil";

component main() -> () {
  cells {
    @external(1) mem = comb_mem_d1(2, 1, 1);
  }

  wires {
    mem.addr0 = 1'b0;
    mem.write_data = 2'd2;
    mem.write_en = 1'b1;
    done = mem.done;
  }

  control {
  }
}
```

Sample Calyx program

Intermediate representation (IR) for hardware generation

Memory cells

Wires (assignments)

Control schedule

Zinnia



Language Design - Overview

- Functional
 - Easy composition
- Modular
- Amenable to parallelization
- Target: Calyx IR -> synthesizable SystemVerilog

```
A.map ADC.real $ A.transpose $ AMF.fft AMF.Forward $ createMatrix arr taumx lms
```

Language Design - Typing

- Bidirectional type checker
- Inspired by “Complete and Easy Bidirectional Typechecking for Higher-Rank Polymorphism”
- Supports high levels of type inference
- Support for generics

$$\frac{\Psi \vdash A \quad \Psi \vdash e \Leftarrow A}{\Psi \vdash (e : A) \Rightarrow A}$$

```
scan :: (Num n, Int c) => Vec c n -> Vec c n
```

Error: Mismatched operand types!

[test_files/basic4.z:1:1]

```
1 let main: i8 = (let ((x: i8, (+ 1u8 4i8))) (+ x 3));
```

this had type u8

while this had type i8

Type Checking

Error: Unable to unify types

```
[a.z:1:1]
1 let main: Vec<i8, 8> = (let ((x, [1i8, 2, 3, 4])) (x 3u8));
```

Type Checking

Error: Unable to unify types

```
[a.z:1:1]  
1 let main: Vec<i8, 8> = (let ((x, [1i8, 2, 3, 4])) (x 3u8));
```

Type Checking

Error: Unable to unify types

```
[a.z:1:1]
1 let main: Vec<i8, 8> = (let ((x, [1i8, 2, 3, 4])) (x 3u8));
                               while checking expression had type Vec<i8, 8>
```

Type Checking

Error: Unable to unify types

```
[a.z:1:1]
1 let main: Vec<i8, 8> = (let ((x, [1i8, 2, 3, 4])) (x 3u8));
```

while checking expression

while checking expression had type Vec<i8, 8>

Type Checking

Error: Unable to unify types Vec<i8, 4> and u8 -> ?T7

```
[a.z:1:1]
1 let main: Vec<i8, 8> = (let ((x, [1i8, 2, 3, 4])) (x 3u8));
```


while checking expression

while checking expression had type Vec<i8, 8>

Type Checking

Language Implementation - Scan

- Parallel scan/prefix sums
- Efficient for user-defined higher order functions
 - Examples: 1D convolution, rejecting HF samples



Upsweep in parallel scan

Evaluation Plan

- Scalability
- Correctness
- Hardware deployment [reach]



Evaluation - Scalability

- Still evaluating
- Focus on cycle count in simulation
 - Show that HLS overhead is minimal
 - *Work should grow with $O(n)$*
 - Scalability currently limited

```
arjun@legion5:~/coursecode/cmsc838l/verilog-tests$ fud exec
{
  "cycles": 71,
  "memories": {
    "input_arr": [
      3,
      1,
      7,
      0,
      4,
      1,
      6,
      3
    ],
    "output_final": [
      0,
      0,
      11,
      0,
      4,
      11,
      16,
      0,
      3,
      4,
      11,
      11,
      15,
      16,
      22,
      25
    ]
  }
}
arjun@legion5:~/coursecode/cmsc838l/verilog-tests$
```

Evaluation - Correctness


Circuit testing with cocotb



Evaluation - Hardware




Serial



Reprogramming requires a stable clock signal

Demo



← (Part of) the circuit DAG

left [7:0]

right [7:0]

clk

write_data [7:0]

18

02

00

1a

Future Work/Wishlist

- Short term
 - Finish evaluation
 - Add functions and loops
- Long term
 - Improve scan performance with in-place algorithm
 - Greater parallelization (memory banking)
 - Incorporate latency into the control schedule
 - Linear typing
 - Reuse vector storage
 - Dependent types

Summary

- Functional, composable language for creating DSP circuits
- Implements bidirectional typing features
- Provides an easy way to parallelize workloads in hardware
 - Parallel scan primitive

References

- <https://developer.nvidia.com/gpugems/gpugems3/part-vi-gpu-computing/chapter-39-parallel-prefix-sum-scan-cuda>
- <https://chandrashek1007.medium.com/python-global-interpreter-lock-is-it-good-or-bad-634d1c82b4fd>
- <https://dl.acm.org/doi/10.1145/2786763.2694368>