Zinnia

A (questionable) experiment in DSL design and parallel algorithms for signal processing

Yusuf Bham Arjun Vedantham

Outline

Background Language Design Evaluation and Future Plans

Digital Signal Processing (DSP)

- In the past: discrete hardware components
- Nowadays: Process digital samples in software
- Example: Software defined radio





RTL-SDR

SDR Pipeline

Digital signal processing is great for flexibility and retargetability!



DSP Programming Approaches

- Generates long, hard to read
 Python scripts
- CPU-bound!







Issues

-

- CPU bound
 - Python output stunts parallelism I/O I/O 1/0 1/0 1/0 Thread I run run Thread 2 run run run Thread 3 release acquire release acquire GIL GIL GIL GIL

A New Approach?

- Hardware acceleration?
 - FPGAs
- Domain specific language?
 - Better parallelization?
 - Functional paradigm
 - Compose filters



Ziria

- Similar premise
- Targeted CPUs instead of FPGAs
- Aimed at wireless systems programming

Ziria: A DSL for wireless systems programming

Gordon Stewart Princeton University jsseven@cs.princeton.edu

Božidar Radunović MSR Cambridge bozidar@microsoft.com Mahanth Gowda UIUC gowda2@illinois.edu Geoffrey Mainland Drexel University mainland@cs.drexel.edu

Dimitrios Vytiniotis MSR Cambridge dimitris@microsoft.com Cristina Luengo Agulló Universitat Politècnica de Catalunya cristinaluengoagullo@gmail.com

A New Approach?



Calyx?

•••

```
import "primitives/core.futil";
import "primitives/memories/comb.futil";
component main() -> () {
 cells {
    @external(1) mem = comb_mem_d1(2, 1, 1);
 wires {
   mem.addr0 = 1'b0;
   mem.write data = 2'd2;
   mem.write en = 1'b1;
   done = mem.done;
 control {
```



Sample Calyx program

Zinnia

Language Design - Overview

- Functional
 - Easy composition
- Modular
- Amenable to parallelization
- Target: Calyx IR -> synthesizable SystemVerilog

A.map ADC.real \$ A.transpose \$ AMF.fft AMF.Forward \$ createMatrix arr taumx lims

Language Design - Typing

- Bidirectional type checker
- Inspired by "Complete and Easy Bidirectional Typechecking for Higher-Rank Polymorphism"
- Supports high levels of type inference
- Support for generics

scan :: (Num n, Int c) => Vec c n -> Vec c n

 $\frac{\Psi \vdash A \quad \Psi \vdash e \Leftarrow A}{\Psi \vdash (e:A) \Rightarrow A}$

```
Error: Unable to unify types

[a.z:1:1]

1 let main: Vec<i8, 8> = (let ((x, [1i8, 2, 3, 4])) (x 3u8));
```

```
Error: Unable to unify types

[a.z:1:1]

1 let main: Vec<i8, 8> = (let ((x, [1i8, 2, 3, 4])) (x 3u8));
```







Language Implementation - Scan

- Parallel scan/prefix sums
- Efficient for user-defined higher order functions
 - Examples: 1D convolution, rejecting HF samples



Upsweep in parallel scan

Evaluation Plan

- Scalability
- Correctness
- Hardware deployment [reach]

Evaluation - Scalability

- Still evaluating
- Focus on cycle count in simulation
 - Show that HLS overhead is minimal
 - Work should grow with O(n)
 - Scalability currently limited

/coursecode/cmscB381/verilog-tests\$ fud exec iun@leaion5:-'cvcles": 71. . 1 'input_arr": з, 1, 7, 0, 4, 1, 6,], "output_final": [0, 0, 11. 0, 4, 11, 16, 0, з, 4, 11, 11, 15, 16, 22, 25 arjun@legion5:~/coursecode/cmsc838l/verilog-tests\$

Evaluation - Correctness



Evaluation - Hardware



Reprogramming requires a stable clock signal

Demo



left [7:0]	18	
right [7:0]	02	
clk		
write_data [7:0]	00	

Future Work/Wishlist

- Short term
 - Finish evaluation
 - Add functions and loops
- Long term
 - Improve scan performance with in-place algorithm
 - Greater parallelization (memory banking)
 - Incorporate latency into the control schedule
 - Linear typing
 - Reuse vector storage
 - Dependent types

Summary

- Functional, composable language for creating DSP circuits
- Implements bidirectional typing features
- Provides an easy way to parallelize workloads in hardware
 - Parallel scan primitive

References

- <u>https://developer.nvidia.com/gpugems/gpugems3/part-vi-gpu-computing/chapt</u>
 <u>er-39-parallel-prefix-sum-scan-cuda</u>
- <u>https://chandrashek1007.medium.com/python-global-interpreter-lock-is-it-good</u>
 <u>-or-bad-634d1c82b4fd</u>
- https://dl.acm.org/doi/10.1145/2786763.2694368